Introduction: Soft errors are a major issue in electronic circuits. A soft error changes the logical value of one or more flip-flops and can be caused for example by radiation particles. A number of techniques can be used to mitigate the effects of soft errors [1] . Among these, triplication with voting is commonly used to protect flip-flops. However, as technology scales, soft errors that affect more than one flip-flop become common [2] . The flip-flops affected by the errors are those placed physically close in the circuit [3] . These multiple errors compromise the effectiveness of triplication as they are likely to affect two of the replicated flip-flops. One option is to modify the placing of the flip-flops to ensure that the three replicas of a given flip-flop are placed physically apart. This implies modifications to the standard circuit design flow and will increment the interconnection densities, thus increasing the area of the circuit. Another option is to use error correction codes that can correct multiple adjacent errors. One example is single error correction double adjacent error correction (SEC-DAEC) codes [4] . The main issues when these codes are used to protect flipflops are their area and delay overheads. These overheads are due to the encoding and decoding logic and also to the flip-flops needed to store parity check bits. The added delay limits the use of such codes in high-speed circuits where delay is critical.
In this Letter, low-cost single error correction multiple adjacent error correction (SEC-MAEC) codes are presented. The proposed codes are also evaluated and compared with triplication with voting and with existing SEC-DAEC codes [4] . The results show that the proposed codes have lower area and delay than existing SEC-DAEC codes. The area is similar to that of triplication with voting and the delay is larger. However, triplication with voting cannot correct multiple adjacent errors and therefore is not suitable when multiple bit errors are present.
Proposed codes: The codes are better explained by describing the encoding and decoding processes. For a block of k flip-flops (d i ) the code computes k parity check bits ( p i ) as follows:
where s is a parameter that will determine the ability of the code to correct multiple adjacent errors. The decoding starts by computing the syndrome:
Then each of the data bits is decoded by computing:
where d i is the bit stored in the flip-flop and d ′ i the decoded bit. From the above equations it can be observed that the encoding and decoding logic is very simple. More precisely, for each data bit four xor gates and one and gate are needed. The placement of the bits in the block is assumed to be d 0 , d 1 , . . . , d k21 , p 0 , p 1 , . . . , p k21 . As an example, the encoder, decoder and bit placement for k ¼ 8 and s ¼ 2 are illustrated in Fig. 1 , while Fig. 2 shows the corresponding G and H matrixes.
The codes can correct single errors as an error on data bit d i and will cause bits s i and s mod(i+s,k) to be one such that according to (3) the error is corrected. On the other hand, an error on the parity check bits ( p i ) will affect only one syndrome bit (s i ) and therefore according to (3) no miscorrection will take place.
In addition to single errors, the codes can correct bursts of b adjacent errors where b is a function of k and s. This can be proved as follows:
considering an error that affects bit d i , the error will be corrected unless any of the two parity bits that check that bit, p i and p mod(i+s,k) are affected by an error. That can occur if any of those parity bits are affected or the other bits checked by those checks are affected. In the first case, since parity bits are at a distance of k, s or k + s, of bit d i , the worst case is s. For example, in Fig. 1, if To ensure that these errors do not occur for a burst of maximum size b we need s ≥ b. In the second case, the other data bits that are checked by p i and p mod(i+s,k) are at a distance of either s or k 2 s from bit d i . Therefore we need to ensure that k 2 s ≥ b and s ≥ b. Following the previous example of an error on d 0 , the other bits checked by p 0 and p 2 are d 6 and d 4 which are at a distance k 2 s ¼ 6 and s ¼ 2 of bit d 0 , respectively. Finally, an error on bit d i can occur when there are errors in parity check bits p i and p mod(i+s,k) as therefore d i is miscorrected. That can occur when there are errors on the parity check bits themselves (which are at a distance s) or when there are errors on the other bits checked by p i and p mod(i+s,k) . These bits are at a distance of either s or k 2 s from the bit d i but the distance may be in the same direction so that the bits can be at a distance (k 2 s) 2 s. For example, this occurs for bit d 6 that is checked by p 6 and p 0 . The other bits that are checked by those parity check bits are d 0 and d 4 that are at a distance k 2 s ¼ 6 and s ¼ 2, respectively, from bit d 6 . Therefore, to ensure that these errors do not occur for a burst of maximum size b we need (k 2 s) 2 s ≥ b or k ≥ 2s + b, which is the most restrictive condition. In a practical design it is desirable to minimise the value of s to reduce the interconnection cost. Therefore, as s ≥ b this is achieved when s ¼ b and the condition becomes k ≥3b. The maximum value for which this condition is true is given by b ¼ floor(k /3). The
Evaluation: To check the effectiveness of the proposed codes, they were implemented in Matlab and tested for the values of k and s shown in Table 1 . Random adjacent errors were inserted varying the number of errors from 1 to b. In all cases, for the values of b in Table 1 , the errors were corrected. The total number of error combinations tested in each case was one hundred thousand.
To evaluate the area and delay of the proposed codes, they were implemented in HDL and synthesised for a 45nm library [5] . The implementation comprises the flip-flops, the encoder and the decoder. Triplication with voting and existing SEC-DAEC codes [4] were also implemented. The area and delay results are summarised in Tables 2  and 3 in terms of mm 2 and nanoseconds. In the case of SEC-DAEC no code was proposed for k ¼ 8 and therefore results are only given for the other values of k. It can be observed that the proposed codes have much lower area and delay than existing SEC-DAEC codes. When the comparison is made with triplication, the cost is only slightly lower and the delay is significantly larger. However, since triplication cannot correct adjacent errors, its use is limited when multiple bit errors are present. Conclusion: In this Letter, low-cost single error correction multiple adjacent error correction (SEC-MAEC) codes have been proposed and evaluated. These codes are of interest when multiple soft errors affect a circuit causing errors in adjacent flip-flops. The results show that when used to protect flip-flops in a circuit their area is lower than that of existing codes and similar to triplication. The delay is also significantly reduced and the ability to correct multiple adjacent errors is increased compared to previous single error correction codes that can also correct adjacent errors.
